FIR Multiphase Decimation Filtering Method Based on Base 2 FFT
نویسندگان
چکیده
منابع مشابه
Optimum FIR Digital Filter Implementations for Decimation, Interpolation, and Narrow-Band Filtering
In this paper a general theory of multistage decimators and interpolators for sampling rate reduction and sampling rate increase is presented. A set of curves and the necessary relations for optimally 4esigning multistage decmators is also given. It is shown that the processes of declination and interpolation are duals and therefore the same set of design curves applies to both problems. Furthe...
متن کاملHigh Speed FIR Filters for Digital Decimation
This paper describes a multistage FIR decimation filter implemented with a multiplier-free architecture. The filter is designed to be used in A/D converters in submicron CMOS technology. The proposed architecture aims at increasing the operation speed while limiting the power dissipation, thus reducing the injection of switching noise into the substrate and the digital/analog crosstalk.
متن کاملLow power block based FIR filtering cores
The authors present a number of complete cores which are specially tailored for the low power implementation of FIR filters executed using block processing. The paper reveals the overall core architecture (and the architecture of its constituent components such as arithmetic unit, controller, and memory) required in order to employ the algorithm such that power is reduced and the overheads are ...
متن کاملOptimal Filter Partitions for Real-time Fir Filtering Using Uniformly-partitioned Fft-based Convolution in the Frequency-domain
This paper concerns highly-efficient real-time FIR filtering with low input-to-output latencies. For this type of application, partitioned frequency-domain convolution algorithms are established methods, combining efficiency and the necessity of low latencies. Frequency-domain convolution realizes linear FIR filtering by means of circular convolution. Therefore, the frequency transform’s period...
متن کاملA Mixed-Decimation MDF Architecture for Radix-2k Parallel FFT
This paper presents a mixed-decimation multipath delay feedback (M 2 DF) approach for the radix-2 k fast Fourier transform. We employ the principle of folding transformation to derive the proposed architecture, which activates the idle period of arithmetic modules in multipath delay feedback (MDF) architectures by integrating the decimation-in-time operations into the decimation-in-frequency-op...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: DEStech Transactions on Computer Science and Engineering
سال: 2018
ISSN: 2475-8841
DOI: 10.12783/dtcse/ccnt2018/24721